A New CMOS Fully Differential Low Noise Amplifier for Wideband Applications by Takbiri, Majid et al.
TELKOMNIKA, Vol.16, No.3, June 2018, pp. 1083~1091 
ISSN: 1693-6930, accredited A by DIKTI, Decree No: 58/DIKTI/Kep/2013 
DOI:10.12928/TELKOMNIKA.v16i3.7630    1083 
  
Received October 20, 2017; Revised February 28, 2018; Accepted March 10, 2018 
A New CMOS Fully Differential Low Noise Amplifier for 
Wideband Applications 
 
 
Majid Takbiri*, Hadi Zarei, Abolfazl Bijari 
Faculty of Electrical and Computer Engineering, University of Birjand, Birjand, Iran 
Phone: +98-917-896-3106 
*Corresponding author, e-mail: 
1
Majid.takbiri@birjand.ac.ir, 
2
Hadi.Zarei@birjand.ac.ir, 
3
a.bijari@birjand.ac.ir 
 
 
Abstract 
In this paper, a multi-stage fully differential low noise amplifier (LNA) has been presented for 
wideband applications. A common-gate input stage is used to improve the input impedance matching and 
linearity. A common-source stage is also used as the second stage to enhance gain and reduce noise. A 
shunt-shunt feedback is employed to extend bandwidth and enhance linearity. The proposed low noise 
amplifier has been designed and simulated using RF-TSMC 0.18 μm CMOS process technology. In 
frequency band of 3.5-7.5 GHz, this amplifier has a flat power gain (S21) of 16.5 ± 1.5 dB, low noise figure 
(NF) of 3dB, input (S11) and output (S22) return losses less than -10 dB and high linearity with input third-
order intercept point (IIP3) of -3dBm. It’s power consumption is also less than 10 mw with low power supply 
voltage of 0.8v. 
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1. Introduction 
Ultra-wideband (UWB) technology has become very popular in recent years due to high 
demand for wireless high-speed communications. The frequency range of UWB was approved 
from 3.1-10.6 GHz by Federal Communication Committee (FCC) and has commercially been 
used since 2002 [1-2]. Low noise amplifier (LNA) has an important role in receiver as the first 
active block in the receiving chain. In LNA design, achieve to parameters such as low noise 
figure (NF), high gain and low input return loss are important respectively to reduce effect of 
noise from subsequent stages (especially down-conversion mixer) and provide sufficient input 
matching [3-4]. Since second-order harmonic distortion greatly affect the efficiency of direct 
conversion receivers, those are examined as an important parameter in LNAs. So far, many 
prototypes have been proposed to achieve convenient features of LNA [5-10]. In resistive 
feedback method, it is difficult to simultaneously achieve appropriate gain and noise figure 
despite achieving appropriate input and stability [5-6]. Although distributed amplifiers provide 
high gain, wide bandwidth and proper input matching, they have a high power consumption and 
are not suitable for low-power applications [7].  
Cascode topology is proposed with current reuse technique to reduce power 
consumption, but there is the need for high level power supply voltage for proper biasing of its 
transistors [8-9]. A common-gate (CG) topology has been widely used for a wideband LNA 
because it features wideband impedance matching, superior reverse isolation, stability, and a 
high linearity compared to a common-source (CS) topology. Although common-gate LNAs 
feature desirable properties for wideband operation, their high NF under the input-matching 
condition prevents its extensive use. Additionally, the 3-dB gain bandwidth of CG LNA is rather 
finite. Using fully differential CG-LNAs is a suitable method to cancel second-order distortion as 
well as increasing linearity. However, parasitic capacitances increases in these amplifiers due to 
the large number of transistors which leads to poor performance of LNA in wide bandwidth [10]. 
In this paper, a multi-stage fully differential LNA with negative feedback is proposed to alleviate 
some common issues and improve the performance of conventional CG-LNAs. The objective of 
the design is achieving power gain (S21) higher than 15 dB, noise figure (NF) less than 3 dB, 
input and output return losses (S11 and S22) less than -10 dB and input-output isolation (S12) less 
than -30 dB in the frequency band of 5-9 GHz. In addition, the design tries to reduce power 
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consumption and level of power supply voltage as much as possible. The paper is organized as 
follows. In Section 2, the proposed LNA is first introduced and a detailed analysis including input 
impedance, gain, and NF is then explained. Section 3 presents the circuit level simulation 
results. The results are discussed and compared with recently simulation reported UWB LNAs. 
Finally, section 4 concludes the paper with some key findings. 
 
 
2. Proposed Low Noise Amplifier 
The proposed LNA topology with negative feedback along with its simplified single-
ended model, shown in Figure 1 and Figure 2 respectively. Common-gate (CG) input stage (M1 
and M2) is used for matching of suitable input impedance, bandwidth improvement and high 
input-outputisolation. However, there is a trade-off between the input matching and noise 
performance. The noise figure of a conventional CG LNA is inversely proportional to transistor 
transconductance (gm), and the input impedance is simplified as 1/gm. Therefore, the transistor 
transconductance, that defines the input matching condition, limits the LNA performance in 
terms of noise and gain. To overcome this problem, a common-source (CS) stage (M3 and M4) 
is cascaded to increase gain and reduce noise. 
 
 
 
 
Figure 1. Proposed LNA structure 
 
 
 
 
Figure 2. Small-signal equivalent circuit for single-ended model of proposed LNA 
 
 
In addition, a negative feedback has been used to add a degree of freedom in 
determining the gm of the input matching transistor. A gate of PMOS transistor (Mf) in CS 
topology is coupled to the output node to obtain a shunt-shunt feedback network. It will be 
shown below that using the feedback will eliminate the need for high gm1 for input matching 
which results in reduced power consumption. Moreover, using a PMOS transistor (Mf) in the 
feedback network eliminates an inductor used at the source of the CG input stage.  
In proposed LNA, biasing of all transistors expect for M7 and M8, has been done through 
the power supply and ground. A proper constant current biasing circuit is used to generate the 
bias voltages of VBwhich is not shown in Figure 1 for simplicity. The capacitors of Ci and Co 
have been considered for DC bias isolation. The inductor of LS have been designed as off-chip 
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inductor with quality factor (Qs) of 70 and L1, L2 and L3 are designed on-chip with Qs=10 at 
center frequency of f0=5.5 GHz. Output buffer stage is also used to achieve appropriate output 
matching. 
 
2.1. Input impedance 
A common-gate topology has been widely used for a wideband LNA because it features 
wideband impedance matching compared to a common-source topology. In conventional 
differential CG-LNA, the impedance matching is achieved by the size and bias current input 
transistors (M1 and M2) to ensure (2/gm1=50 Ω). Therefore, larger gm1 should be chosen result in 
high drain current or large channel width (w1). The design can lead to high power consumption 
and increasing parasitic capacitance of the input transistor. 
 
 
 
 
Figure 3. Transistor feedback network with feedback factor of β=gmf 
 
 
Hence, a shunt-shunt feedback network is employed to reduce the input resistance (R in) as 
shown in Figure 3. The feedback theory is used to determine the LNA input impedance as 
follow: 
 
Rin = (
Rin
2
)∥Rif         (1) 
 
Rin= 
1
gm1
1+βR'm
∥(
Rs
2
)         (2) 
 
β=g
mf
          (3)
    
R'm=Zx          (4) 
 
where, β is feedback factor and Rs is source resistance. Z1 and Zx denote the load impedances 
at drain of M1 and M3 respectively as follow: 
 
 Zx≈(Z1∥
1
gmf
)         (5) 
where, 
 
Z1=(((R1+JL1ω) ∥ (R2+JL2ω)) ∥
1
JCp2ω
)      (6) 
´
 ISSN: 1693-6930 
TELKOMNIKA Vol. 16, No. 3, June 2018:  1083–1091 
1086 
Cp2=Cgsf+Cgs3+Cgd3(gm3ro3)       (7) 
 
Rif and R´m are the input resistance and open loop transimpedance gain of the input stage with 
the loading effects of the feedback network, respectively. R1 and R2 are respectively series 
parasitic resistances of L1 and L2 at resonance. The LNA can be matched to the source 
resistance at the resonance frequency can be obtained by: 
 
Rin=
1
gm1(1+gmfZx)
         (8) 
 
According to (8), the feedback loop provides a degree of freedom so that impedance matching 
does not set transistor biasing current results in lower gm1 to achieve input matching. The input 
matching condition for proposed LNA is obtained by Miller approximation as follows: 
 
Zin≈Rin ‖
1
sCp1
‖ sLs        (9) 
 
where, 
 
Cp1=Cgs1+Cgdf         (10) 
 
As a result, the input inductor LS can be choose such that the optimal matching frequency falls 
around the middle of the operation frequency range of 3.5-7.5 GHz to ensure wideband input 
matching condition. 
 
2.2. Gain 
The conventional CG topology suffer from the low transconductance gain due to its 
input matching. The CS second stage is intended to increase the gain. Therefore, it is possible 
to have lower gm’s and consequently a lower power consumption. To derive the bandwidth of 
the proposed LNA, two dominant parastitic capacitances are considered, as shown in Figure 2. 
The parasitic capacitors at the input node v1 are canceled by LC resonance, and thus, 
are not considered. Cp1 is the parasitic capacitors at the source of M1 and drain of Mf. Cp2 is the 
parasitic effects at the source of Mf, M3 and drain of M3 by a factor of gm3r03. When using 
negative feedback, the LNA gain is modified as follows: 
 
Av(s)≈Av1(s)×Av2(s)        (11) 
 
That Av1(s) and Av2(s) are voltage gain of the first floor (including transistor M1,2 and Mf) and 
second floor (including transistor M3,4), respectively. Therefore, we have: 
 
Av1(s)≈
Av1×(1+
L2
R2
s)
1+
1
Q1×ω01
s+
1
ω01
2
s2
        (12) 
 
Av2(s)≈
Av2×(1+
L3
R3
s)
1+
1
Q2×ω02
s+
1
ω02
2
s2
        (13) 
 
where, 
 
Av1=
gm1Zx
1+gmfZx
         (14) 
 
Av2=gm3Zy         (15) 
 
ω0,1=√
gmfR2(1+gmfZx)
L2Cp2
        (16) 
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ω0,2 = √
R3+ro3
L3Cgd3ro3
         (17) 
 
Q1=√
(1+gmfR2)(1+gmfZx)(L2Cp2)
L2gmf+Cp2R2
       (18) 
 
Q2=√
(R3+ro3)(L3Cgd3ro3)
R3Cgd3ro3+L3
        (19) 
 
and 
 
Zy≈ ((R1+JL3ω)‖(ro3)‖
1
J(Cgd3+Cgd5)ω
)      (20) 
 
R3 is series parasitic resistance of L3 at resonance. 
 
2.3. Noise figure 
 The noise figure of proposed LNA can be expressed with the following equation: 
 
Ftotal
2
Avs
2 (
Vn,out
2̅̅ ̅̅ ̅̅ ̅̅
4kTRs
)         (21) 
 
Noise of the first floor has the most effect on the noise figure. Thus, noise reduction of the first 
stage is very important. In proposed LNA, noise of feedback network is also added to the noise 
of the first stage results in increases in noise figure. On the other hand, noise of the second 
stage has significant impact on the total noise due to low gain of the first stage. 
 
 
 
 
Figure 4. Transistor feedback network with feedback factor of β=gmf 
 
 
The noise figure at resonance is determined by inspection of the equivalent circuit of Figure 4. 
Apart from the noise of output buffer stage due to high gain of LNA, its noise figure is calculated 
at the resonance frequency as follows: 
 
Vn,out
2̅̅ ̅̅ ̅̅ ̅
= (Vn,Rs
2̅̅ ̅̅ ̅̅ ̅
+In,f1
2̅̅̅ ̅̅
×(
1
gm1
∥
Rs
2
)
2
)×AVs
2
+ (In,1
2̅̅̅ ̅
×(Zx
2)+Vn,R1
2̅̅ ̅̅ ̅̅ ̅
+Vn,R2
2̅̅ ̅̅ ̅̅ ̅)×AV2
2
+ (In,3
2̅̅̅ ̅
×(Zy
2)+Vn,R3
2̅̅ ̅̅ ̅̅ ̅)(22) 
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In which 
 
In
2̅
=4KT
γ
α
g
m
         (23) 
 
Vn,R
2̅̅ ̅̅ ̅̅
=4KTR         (24) 
 
AVs=AV1×AV2≈
gm1Zx
1+gm1
Rs
2
×g
m3
Zy       (25) 
 
Equation (22) is therefore rewritten as follows: 
 
F=2(
1
2
+
Rs(
γgmf
α
)
Zx
2(2+gm1Rs)
2 +
γgm1Rs
4α
+
Rs(R1+R2)
4Zx
2 +((
γgm3
α
+R3)×
Rs
4g
m3
2 Zx
2
Zy
2))   (26) 
 
where γ is the MOS transistor thermal noise coefficient. As shown in (26), increasing gmf 
enhances the noise contributed by the feedback network. However, the reduction of gmf will 
affect the matching of input impedance and gain. Thus, is calculated based on the trade-off 
between noise figure and input impedance matching. 
 
 
3. Simulation Results and Discussion 
The proposed circuit has been designed in CMOS 0.18 μm technology and has been 
simulated using ADS software and model of TSMC Company. The device values of the 
simulated LNAs and the bias current of transistors are summarized in Table 1. 
 
 
Table 1. Comparison of Low-Noise Amplifier 
 
 
Figure 5 demonstrates the effect of changes in the inductances L1 and L2 on the 
proposed LNA power gain. As shown, increasing the inductance at the output of the first stage 
causes the capacitance of this node to resonate within the considered frequency range and 
hence increase the power gain. On the other hand, since excessive increase in the inductance 
interferes with the uniformity of the gain, the inductances were considered as L1=7.5 nH and 
L2=6 nH in our design. 
Figure 6 shows the effect of changes in the inductance L3 on the proposed LNA power 
gain. As shown, since the location of pole in the second stage is determined by the inductance 
L3, its value was selected so as to produce a uniform gain in a broad bandwidth according to the 
location of the pole in the first stage. 
Figure 7 shows the effect of transistor transconductance of the feedback network on the 
noise figure (NF) of the proposed LNA. As expressed in the NF relation (26), increasing gmf  
leads to an increase in the output noise of the first stage, which in turn increases the voltage of 
the output noise. Hence, in the present design, the gmf value was decreased to a minimum in 
order to decrease NF and matching an appropriate input. Figure 8 shows the effect of changes 
in the LS on the input return losses of the proposd LNA. As shown by the S11 diagram, 
ID(mA) Proposed LNA Parameter 
W/L 
2.8 
0.1 
1.6 
1 
1 
42×3.8µm/0.18µm 
10×1.5µm/0.18µm 
10×6µm/0.18µm 
14×4µm/0.18µm` 
20×3.5µm/0.18µm 
M 1,2 
M f1,f2 
M 3,4 
M 5,6 
M 7,8 
3.6pf 
2.8pf 
10KΩ 
0.6V 
Ci 
CO 
RB 
VB1,2 
8nH 
7.5nH 
6nH 
6nH 
Ls 
L1 
L2 
L3 
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increasing LS leads to elimination of the imaginary part of the input impedance and decreases 
the return losses at the input. 
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2
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Figure 5. The effect of changes in  
the inductances L1 and L2 on the power gain 
Figure 6. The effect of changes in  
the inductance L3 on the power gain 
 
 
 
 
Figure 7. The effect of transistor on NF of the 
the proposed LNA 
Figure 8. The effect of changes in the Ls on 
the S11 diagram 
 
 
Figure 9 shows the s-parameters of the proposed LNA. The proposed LNA includes 
return losses of the input and output of lower than -9 dB and an input-output isolation of lower 
than -38 dB at a bandwidth of 3.5-7.5 GHz. 
 
 
 
Figure 9. The s-parameters of  
the proposed LNA 
 
 
Figure 10. The NF of the proposed LNA 
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Figure 10 shows the NF of the proposed LNA. The associated NF to this LNA is lower 
than 3 dB in the frequency range. Also, as shown in Figure 11, power gain is uniform and about 
16.5±1.5 dB. 
 
 
 
Figure 11. Power gain of proposed LNA 
 
 
Figure 12. Third-Order Intersection Point of 
the proposed LNA 
 
 
Given that ultra- wide band signals have a very low spectral power density, squeezing is 
rarely considered in Ultra-wideband low-noise amplifiers. But due to wide bandwidth of these 
system and possible interference signals, the third-order input intersection point (IIP3) parameter 
is the most important parameter related to linearity [11]. Two-tone test is done for proposed LNA 
at the frequency of 5.5 GHz with frequency spacing of 1 MHz. As it can be seen in Figure 12, 
IIP3 is equal to -3 dBm. 
 
FOM=
|S21|BWGHzIIP3,mW
(|NF|-1)PmW
        (27) 
 
As it can be observed in Table 2, eligibility criteria of proposed LNA is large which shows its 
proper functionality for use in ultra-wide band receivers. 
 
 
Table 2. Comparison of Low-Noise Amplifier 
This Work [17] [16] [15] [14] [13] [12] Reference 
0.18 µm 
Differential 
3.5-7.5 
2.4-3 
16.5±1.5 
-9 
-3.5 
9 
13 
0.18 µm 
Differential 
5-7 
3 
7.1 
-10 
8 
6 
11 
0.65 µm 
Differential 
0.1-1.6 
3.5 
13 
-8 
5.5 
20.8 
4.12 
0.18µm 
Single 
3.1-10.6 
4.4 
9.7 
-10 
-8.5 
11 
0.51 
0.18 µm 
Differential 
0.3-0.96 
2-3.7 
21 
-10 
-3.2 
3.6 
12 
0.18 µm 
Single 
3.1-10.6 
6.2 
13.2 
-9.5 
-1 
28 
1.4 
0.18 µm 
Single 
1.05-3.05 
2.57 
16.9 
-10 
-0.7 
12.6 
8.3 
Tech. (µm) 
Structure 
BW(GHz) 
NF (dB) 
S21 (dB) 
S11 (dB) 
IIP3 (dBm) 
Power(mW) 
FOM 
 
 
4. Conclusion 
In this paper, a low noise amplifier has been presented using CMOS 0.18 μm 
technology in ultra-wide band of 3.5-7.5 GHz. A multi-stage differential amplifier has been used 
in proposed LNA for increasing gain and high linearity. Also, a parallel-parallel negative 
feedback transistor has been used to increase the bandwidth which can provide a good 
compromise between power gain and bandwidth while achieving a very low noise figure. In 
addition to having high linearity and good bandwidth in this method, the use of PMOS and 
NMOS transistors have led to lack of need of the proposed LNA to biasing circuit and reduction 
of supply voltage level by 0.8 v which will result in low power consumption in about 9 mW. 
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